TABARNAC: Tools for Analyzing Behavior of Applications Running on NUMA Architecture by Beniamine, David et al.
TABARNAC: Tools for Analyzing Behavior of
Applications Running on NUMA Architecture
David Beniamine, Matthias Diener, Guillaume Huard, Philippe Olivier
Alexandre Navaux
To cite this version:
David Beniamine, Matthias Diener, Guillaume Huard, Philippe Olivier Alexandre Navaux.
TABARNAC: Tools for Analyzing Behavior of Applications Running on NUMA Architecture.
[Research Report] 8774, Inria Grenoble Rhoˆne-Alpes, Universite´ de Grenoble. 2015, pp.24.
<hal-01202105>
HAL Id: hal-01202105
https://hal.inria.fr/hal-01202105
Submitted on 18 Sep 2015
HAL is a multi-disciplinary open access
archive for the deposit and dissemination of sci-
entific research documents, whether they are pub-
lished or not. The documents may come from
teaching and research institutions in France or
abroad, or from public or private research centers.
L’archive ouverte pluridisciplinaire HAL, est
destine´e au de´poˆt et a` la diffusion de documents
scientifiques de niveau recherche, publie´s ou non,
e´manant des e´tablissements d’enseignement et de
recherche franc¸ais ou e´trangers, des laboratoires
publics ou prive´s.
IS
S
N
02
49
-6
39
9
IS
R
N
IN
R
IA
/R
R
--
87
74
--
FR
+E
N
G
RESEARCH
REPORT
N° 8774
September 2015
Project-Teams MOAIS
TABARNAC: Tools for
Analyzing Behavior of
Applications Running on
NUMA Architecture.
David Beniamine, Matthias Diener, Guillaume Huard, Philippe O. A.
Navaux

RESEARCH CENTRE
GRENOBLE – RHÔNE-ALPES
Inovallée
655 avenue de l’Europe Montbonnot
38334 Saint Ismier Cedex
TABARNAC: Tools for Analyzing Behavior of
Applications Running on NUMA Architecture.
David Beniamine, Matthias Diener, Guillaume Huard, Philippe
O. A. Navaux
Project-Teams MOAIS
Research Report n° 8774  September 2015  21 pages
Abstract:
In modern parallel architectures, memory accesses represent a common bottleneck. Thus, opti-
mizing the way applications access the memory is an important way to improve performance and
energy consumption. Memory accesses are even more important with NUMA machines, as the
access time to data depends on its location in the memory. Many eﬀorts were made to develop
adaptive tools to improve memory accesses at the runtime by optimizing the mapping of data and
threads to NUMA nodes. However, theses tools are not able to change the memory access pattern
of the original application, therefore a code written without considering memory performance might
not beneﬁt from them. Moreover, automatic mapping tools take time to converge towards the best
mapping, losing optimization opportunities. A deeper understanding of the memory behavior can
help optimizing it, removing the need for runtime analysis.
In this paper, we present TABARNAC , a tool for analyzing the memory behavior of parallel
applications with a focus on NUMA architectures. TABARNAC provides a new visualization of
the memory access behavior, focusing on the distribution of accesses by thread and by structure.
Such visualization allows the developer to easily understand why performance issues occur and
how to ﬁx them. Using TABARNAC , we explain why some applications do not beneﬁt from data
and thread mapping. Moreover, we propose several code modiﬁcations to improve the memory
access behavior of several parallel applications.
Key-words: Tabarnac, Memory, Memory access pattern, Visualization, Performances Evalua-
tion, Pin, Instrumentation, NUMA
TABARNAC: Un outil pour analyser le comportemment
d'application s'executant sur des machines NUMA.
Résumé : Les accès mémoire représentent une source de problème de performance fréquente
avec les architectures parallèle moderne. Ainsi optimiser la manière dont les applications accè-
dent à la mémoire est un moyen eﬃcace d'améliorer la performance et la consommation d'énergie.
Les accès mémoire prennent d'autant plus d'important avec les machines NUMA où le temps
d'accès à une donnée dépend de sa localisation dans la mémoire. De nombreuse études ont pro-
posées des outils adaptatif pour améliorer les accès mémoire en temps réel, ces outils opèrent
en changeant le placement des données et des thread sur les n÷uds NUMA. Cependant ces out-
ils n'ont pas la possibilité de changer la façon dont l'application accède à la mémoire. De ce
fait un code développé sans prendre en compte les performances des accès mémoire pourrait ne
pas en tirer parti. De plus les outils de placement automatique ont besoin de temps pour con-
verger vers le meilleur placement, perdant des opportunités d'optimisation. Mieux comprendre le
comportement mémoire peut aider à l'optimiser et supprimer le besoin d'optimisation en temps
réel.
Cette étude présente TABARNAC un outil pour analyser le comportement mémoire d'application
parallèles s'exécutant sur architecture NUMA. TABARNAC oﬀre une nouvelle forme de visual-
isation du comportement mémoire mettant l'accent sur la distribution des accès entre les thread
et par structure de données. Ce type de visualisations permettent de comprendre facilement
pourquoi les problèmes de performances apparaissent et comment les résoudre. En utilisant
TABARNAC , nous expliquons pourquoi certaines applications ne tirent pas parti d'outils place-
ment de donnée et de thread. De plus nous proposons plusieurs modiﬁcation de code permettant
d'améliorer le comportement mémoire de plusieurs applications parallèles.
Mots-clés : Tabarnac, Mémoire, Motif d'accès mémoire, Visualisation, Evaluation de perfor-
mances, Pin, Instrumentation, NUMA
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1 Introduction
Using memory on modern parallel shared-memory systems with a Non-Uniform Memory Ac-
cess (NUMA) behavior is both trivial and extremely complex: an application is able to access
the whole memory with the same interface, but to use it eﬃciently, the developer needs to take
several performance factors into account, such as the cache hierarchy and the structure of the
NUMA architecture [13]. NUMA machines are characterized by multiple memory controllers
per system [3], dividing the physical main memory into several NUMA nodes. Each node can
access its local memory directly, but has to transfer data through an interconnection network
to access memory on remote nodes. Current systems usually have one memory controller per
socket, but architectures with multiple controllers per socket are becoming more common [2]. In
NUMA systems, decisions about where to place the data that a parallel application uses have a
signiﬁcant impact on the overall performance, with most policies aiming at improving the locality
of memory accesses [11].
The optimal mapping of memory pages to NUMA nodes depends on the way an application
accesses the memory. To improve the mapping without changing the application, several auto-
matic tools were proposed [7, 8, 12, 30]. However, these tools have a runtime overhead as they
need to analyze the application behavior during execution and lose opportunities for improve-
ments during this training. Furthermore, they are not able to change the memory access pattern
for additional improvements. Therefore, if the memory behavior is not designed for NUMA
machines, their improvements might be limited. For instance, if all threads are accessing data
from a single memory page, remote memory accesses will be triggered from all NUMA nodes
but one, wherever the page is mapped. This kind of issue can only be solved by modifying the
memory access behavior in the source code of the application, requiring a deep understanding of
its behavior.
Several tools, such as Intel's VTune [31] and Performance Counter Monitor (PCM) [18], the
HPCToolkit [1], and AMD's CodeAnalyst [15], can be used to help the developer understand
and improve the performance of parallel applications. However, these tools rely on hardware
performance counters and can therefore provide only indirect and sampled information about
the memory access behavior, through cache miss statistics, for example. Indeed tracing the
memory behavior is complex, as many instructions trigger at least one memory access. Several
studies have addressed this problem using sampling [22, 29, 17], and can ﬁnd out what happens
(remote access, cache miss . . . ), where (data structure, line of code), but not how data structures
are accessed and shared by the diﬀerent threads (which cause the remote access).
In this paper, we present TABARNAC 1, a set of Tools for Analyzing the Behavior of Appli-
cations Running on NUMA ArChitectures. TABARNAC provides tools to trace and visualize
the memory access behavior of parallel applications. More precisely, it helps to understand why
performance issues occur by providing information on how data structures are accessed and
shared by the diﬀerent threads. Since it is based on memory accesses traces, TABARNAC has
a very high accuracy while maintaining a reasonable overhead that enables the analysis of large
applications. In an evaluation with several parallel applications, we show that relatively small
code changes suggested by TABARNAC can substantially improve application performance.
The rest of this paper is organized as follows. In the next section, we discuss related work and
compare it to our proposal. Section 3 presents the design and implementation of TABARNAC .
Our evaluation methodology is outlined in Section 4. We show example analyses and performance
improvements with TABARNAC using several parallel applications in Section 5. Finally, we
present our conclusions and discuss ideas for future work in Section 6.
1TABARNAC is available at https://github.com/dbeniamine/Tabarnac
Inria
TABARNAC: Tools for Analyzing Behavior of Applications Running on NUMA Architecture. 5
2 Related Work
This section presents an overview of related work in the area of memory access proﬁling for
parallel applications based on shared memory. We also discuss some mechanisms to improve
performance on NUMA architectures.
2.1 Memory Proﬁling
Generic tools to evaluate parallel application performance, such as Intel's VTune [31] and Perfor-
mance Counter Monitor (PCM) [18], the HPCToolkit [1], and AMD's CodeAnalyst [15], provide
only indirect information about the memory access behavior, more speciﬁc tools are therefore
required to improve it.
Proﬁling memory behavior raise two major challenges. The ﬁrst one is the collection of
accurate and detailed information: performance counters provide precise and easy access to
statistics about the CPU usage, but there are few such mechanisms for the memory. For a
maximum level of detail, memory access traces need to be created. The second challenge is the
amount of information that needs to be interpreted and presented to the developer. Memory
access traces provide huge amounts of information on several dimensions: data structure, threads,
access type (read/write), sharing, time of access. Presenting them to the developer in a readable
and meaningful way is therefore not trivial.
2.1.1 Data Collection
Several methods have been used to address the problem of data collection. A lot of studies
deduce information from hardware performance counters [26, 19, 5, 34, 33, 10], which are special
registers that allow to record events such as cache misses and remote memory accesses. However,
these counters only provide a partial view of the execution, they show events happening on the
processor related to memory, but not what triggered them. Moreover, most available performance
counters depend on the architecture, therefore it is hard to reproduce the same analysis on
diﬀerent machines with these tools.
Another approach used by several tools [22, 29, 23, 17] consists of using sampling mechanisms
such as AMD's Instruction Based Sampling (IBS) [14] or Intel Precise Event Based Sampling
(PEBS) to analyze applications. Not only can sampling miss important events, leading to inac-
curate characterizations, but these technologies are usually not portable and work only with a
few recent architecture, therefore such tools can only be used in special circumstances.
Other studies uses hardware modiﬁcation (with or without simulation) [4, 28]. Although they
provide more eﬃcient trace collection than tools implemented purely in software, they are even
less portable. Finally, binary instrumentation can provide information about memory access
behavior [9], although this method is slower than the other previously described, it is more
portable and precise. Moreover, as we show in Section 5.3, an eﬃcient instrumentation can
provide an acceptable overhead.
2.1.2 Visualization
The second diﬃculty of memory analysis is to present the information in such a way that the
developer can use it to improve the application. Some of the tools previously mentioned only
provide a textual output [22, 29, 28]. Even if these tools highlight the most relevant informations,
it is hard to get an overview of the memory behavior from such output. The developer might be
faced with a huge amount of information and not be able to diﬀerentiate normal behaviors from
problematic ones.
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Other tools provide more advanced visualizations. For instance, Tao et al. [33] propose a
detailed view of each memory page, showing the number of remote and local accesses from each
NUMA node. Weyers et al. [34] depict the memory bandwidth between each pair of nodes,
showing where the remote accesses occur. Other tools [10, 9, 5] provide several views of the
execution, giving the ability to correlate them with the source code of applications, similar
to traditional performance tools such as Vtune. Although all these tools can help developers
understand the kind of performance issues they are facing, they never give the reason why a
particular issue is happening, for instance by showing the distribution of memory accesses within
data structures.
Figure 1: Example of MemAxes visualization.
MemAxes [17] is one of the most advanced NUMA-oriented visualization tools. Figure 1 shows
a screenshot of this tool on an example trace. It shows the source code of the application (left
upper side), the NUMA hierarchy of the machine (right upper side) and a parallel coordinate graph
(lower side) designed to help correlating information. Although this visualization is designed to
help understanding NUMA performance issues, it shows which event occurs and where it occurs,
but does not tell directly why it occurs. The user still has to correlate several pieces of information
to guess the source of a performance issue.
Finally, the proposal of Liu et al. [23] is quite similar to the previous studies, but they also
provide an address centric visualization, which shows how much each thread accesses a data
structure. Such a visualization is a bit closer to providing the source of the performance issue,
but it does not show how the accesses are distributed inside a structure, and how the structure
is shared between the threads.
2.2 Data Mapping Mechanisms
On NUMA architectures, data mapping mechanisms have the goal of improving the locality and
balance of memory access between NUMA nodes. Traditionally, operating systems have used
the ﬁrst-touch [27], next-touch [24] and interleave [21] policies to map memory pages to NUMA
nodes. The ﬁrst-touch policy, which is the default policy in most operating systems (such as
Linux), allocates a page on the NUMA node that performs the ﬁrst memory access to it. It
Inria
TABARNAC: Tools for Analyzing Behavior of Applications Running on NUMA Architecture. 7
requires the developer to take care of which thread accesses data ﬁrst, as an incorrect ﬁrst access
can hurt performance. In next-touch [24], each page is periodically migrated to the NUMA node
that performs the next access to a page. This technique is more ﬂexible than ﬁrst-touch, but can
lead to excessive page migrations. The interleave policy (available in Linux via the numactl
tool [21]) distributes memory pages cyclically among all NUMA nodes, to improve load balance
among memory controllers, but it does not take any locality into account.
Newer developments in operating systems focus on reﬁning the data mapping during the
execution of parallel applications, using online proﬁling. Recent versions of the Linux kernel
contain the NUMA Balancing technique [7], which uses page faults to determine if a page should
be migrated to a diﬀerent NUMA node.Other solutions improve data mapping in the compiler,
the runtime or at a library level. Piccoli et al. [30] propose a compiler extension that analyzes
the memory accesses patterns of parallel loops and uses this information to migrate pages before
executing the loop.
Libraries such as libnuma [21] and MAi [32] provide the ability to allocate data structures on
a particular NUMA node, or with an interleave policy. These techniques can achieve large im-
provements, but require a deep understanding of the applications' memory behavior to use them
eﬃciently. Our study provides tools to easily understand the memory behavior and therefore
enable the developer to improve performance signiﬁcantly.
2.3 Summary of Related Work
Several studies already provide tools to analyze memory accesses. These tools usually point out
which performance issues occur (such as a high number of cache misses or accesses to remote
NUMA nodes), sometimes where they occur (such as information about the structure, function, or
line of code). Some tools helps to correlate these information to guess why an issue is happening.
However, no tool directly provides the reasons why such issues occur and how to ﬁx them. Two
types of information can help answering this question: which thread is responsible for the ﬁrst
touch (as the default page mapping of most operating systems depends on it), and how diﬀerent
threads access data structures. This study presents TABARNAC , a set of tools to explain why
performance issues related to memory occur and how they can be resolved.
RR n° 8774
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3 TABARNAC
TABARNAC : Tools for Analyzing the Behavior of Applications Running on NUMAArChitecture
is divided into two parts: the instrumentation tool which collect memory accesses, and the
visualization which presents a meaningful interpretation of the trace. In this section, we discuss
the implementation of both parts.
3.1 Collecting Memory Access Information
TABARNAC data collection aims at providing information on how data structure are accessed,
therefore, it needs to collect ﬁne grain information. To do so, we instrument memory access
and collect the number of access per page by thread and type (Read/Write). The information
is stored on a per-thread basis, as shown in Listing 1, making the code completely lock-free, as
well as minimizing the amount of false sharing between threads.
1 void mem_access(unsigned long address, int threadid, char type){
2 uint64_t page = address >> page_bits;
3 acc[threadid][page][type]++;
4 }
Listing 1: Code executed on each memory access. Pin provides the address, threadid and
type parameters.
The instrumentation uses the Pin dynamic binary instrumentation tool [25]. Although it is
an Intel technology, it works also on AMD processors. Previous versions of Pin also support Intel
Itanium (IA64) and ARM architectures.
Before running the application, TABARNAC retrieves static memory allocation information.
Dynamic allocations are intercepted at runtime and structure names are extracted using the
debug information provided by the compiler. Finally, each time a thread is created, we compute
its stack bounds and create a virtual structure named Stack#N where N is the thread ID. Only
structures that are bigger than one page (usually 4Kib in current x86_64 architectures) are
recorded as our analysis granularity is the memory page. The data structure informations (name,
size and address) are only used to generate the visualization, after the end of the instrumentation.
3.2 Visualization
Once the data collection phase is done, TABARNAC generates the visualization (as an HTML
page), providing a summary of the trace through several plots2. The visualization aims at showing
why performances issues related to memory occurs, it therefore shows several plots helping to
understand the importance of each data structure and how it is accessed. For newcomers, each
plot is introduced by an explanation of its presentation, what common issues it can help to
understand and provides suggestions on how to ﬁx these issues. The visualization starts with a
small introduction, summarizing the main principles while developing for NUMA machines, and
shows the hardware topology of the analyzed machine extracted with Hwloc [6].
After the introduction, the visualization focuses on the usage of data structures. Some struc-
tures are not displayed if less than 0.01% of the total accesses happen on them. This is done to
make the output more readable by focusing on the most important structures.
The ﬁrst series of plots presents information concerning the relative importance of the data
structures. It consists of two plots, showing ﬁrst the size of each data structure, as in Figure 2(a),
2A complete example is available at
http://dbeniamine.github.io/Tabarnac/example.
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(a) Structures size. (b) Number of accesses.
Figure 2: Data structure visualizations.
then the number of reads and writes in each structure (Figure 2(b)). These plots give a gen-
eral idea of the structures used by the parallel application. Moreover, knowing the read/write
behavior is very useful as it determines the possible optimizations. For instance, structures writ-
ten only during initialization (or very rarely) can be relatively easily duplicated, such that each
NUMA node works on a local copy.
(a) First touch distribution. (b) Access distribution.
Figure 3: Per structure visualization.
The second series of plots is the most important one. It shows for each page of each structure
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which thread was responsible for the ﬁrst touch (Figure 3(a)). This information is important
as the default policy for Linux and most other operating systems is to map a page as close as
possible to the ﬁrst thread accessing it. If the ﬁrst touch distribution does not ﬁt the actual
access distribution, the default mapping done by Linux might not be eﬃcient. To address this
issue, the developer can either correct the ﬁrst touch or do some manual data mapping to ensure
better memory access locality during the execution.
Finally, TABARNAC shows the density of accesses performed by each thread and the global
distribution. In the example shown in Figure 3(b), each horizontal line represents the number
of accesses to one page, there is one line per thread and one for the average number of accesses.
Moreover, for each thread the average number of accesses to the structure is displayed. Darker
lines indicate more memory accesses to the page. This visualization gives an easy way to un-
derstand the data sharing between threads, as well as the balance between pages and threads.
These plots can be used to identify ineﬃcient memory usages and to determine the best NUMA
mapping policy.
Inria
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4 Experimental setup
This section brieﬂy discusses our experimental setup for TABARNAC evaluation and presents
relevant information on the experimental environment.
CPU
Turing Intel Xeon X7550
Idfreeze AMD Opteron 6174
System
totals
Nodes Threads Freq Memory
Turing 4 64 2.00 Ghz 128
Gib
Idfreeze 8 48 2.20 Ghz 256
Gib
Per
node
Cores Threads L3
Cache
Memory
Turing 8 16 18 Mib 32 Gib
Idfreeze 6 6 12 Mib 32 Gib
Table 1: Hardware conﬁguration of our evaluation system.
We used two NUMA machines for our experiments Turing and Idfreeze. The second
machine was only used to compare the instrumentation overhead on Intel and AMD machines,
all the other experiments ran on Turing. The hardware details are summarized in Table 1.
Turing runs version 3.13 of the Linux kernel, while Idfreeze runs version 3.2.
All applications use OpenMP for parallelization, they were compiled with gcc, version 4.6.3,
with the -O2 optimization ﬂag. Both analysis and performance evaluation are performed with
64 threads, which is the maximum number of threads that our evaluation machine (Turing)
can execute in parallel.
In the performance evaluation, we compare the following three traditional mapping policies to
the version modiﬁed using the knowledge provided by TABARNAC . The original Linux kernel is
our baseline for the experiments. We use an unmodiﬁed Linux kernel, version 3.13, with the ﬁrst-
touch policy. The NUMA Balancing mechanism is disabled in this baseline. The interleave policy
is performed with the help of the numactl tool. We also compare our results to the recently
introduced NUMA Balancing technique [7], which is executed with its default conﬁguration.
For the plots presenting speedups, each conﬁguration was executed at least 10 times. Each
point represents the arithmetic mean of all runs. The error bars in those plots represent the
standard error.
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5 Analysis and Results
This section presents the results of our analysis. For each application, we show its memory access
behavior, discuss strategies to optimize this behavior and present the performance improvements
that can be achieved.
5.1 Ondes3D
Ondes3D is the main numerical kernel of the Ondes3D application [16]. It simulates the prop-
agation of seismic waves using a ﬁnite-diﬀerences numerical method. Ondes3D has a memory
usage of 11.3Gib with the parameters used for the performance evaluation and 0.7Gib for the
analysis.
(a) Original ﬁrst-touch. (b) Improved ﬁrst-touch.
Figure 4: First-touch for structure vz0 from Ondes3D.
The analysis of the accesses distribution in Ondes3D (not displayed here) shows that each
structure seems to be well distributed between the threads. However, for all structures, thread 0
is responsible for all ﬁrst accesses, as we can see for vz0 in Figure 4(a). Due to this pattern, if we
run Ondes3D without any improved mapping policy, every page will be mapped to the NUMA
node that executes the thread 0, resulting in mostly remote accesses for the other threads. An
easy ﬁx is to perform the initialization in parallel and to pin each thread on a diﬀerent core, or
to use the interleave policy. Such a modiﬁcation results in the ﬁrst touch distribution shown in
Figure 4(b), which is now distributed among all the threads.
We compare the performance of the modiﬁed version (First Touch) to the original (Base)
version, running on the normal OS, with NUMA Balancing activated and with an Interleave
policy. Figure 5 present the results of this evaluation. We can see that all methods improve the
execution time compared to the OS, but NUMA Balancing provides less than 30% speedup, while
the static mappings (Interleave and the modiﬁed code) increase performance by 60%. Indeed,
with NUMA Balancing, all pages are initially mapped by the OS to the NUMA node of thread 0,
and are only moved later on, after many remote accesses have already occurred, losing some
optimization opportunities. This is a case where static mapping can be substantially better
Inria
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Figure 5: Speedup for Ondes3D compared to the baseline.
than automated tools. The Interleave policy provides a similar speedup as First Touch since
it distributes the pages over the NUMA nodes at the beginning of the execution, but our tool
shows clearly the cause of the performances issue.
5.2 The IS Benchmark
We executed TABARNAC on the benchmarks from the OpenMP implementation of the NAS
Parallel Benchmark suite (NPB) [20]. Most of them have either a well balanced accesses pattern
between the threads or a totally random accesses distribution. For all of them, the ﬁrst touch
ﬁts exactly the access distribution. However, the analysis of IS caught our attention. IS sorts a
set of integer numbers using a parallel bucket sort algorithm. According to the NAS website3, IS
has a random memory access pattern, while we observed a very speciﬁc pattern. In this section
we explain this pattern and how we used it to improve the performance of IS.
3http://www.nas.nasa.gov/publications/npb.html
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(a) key_array (original). (b) key_array (modiﬁed).
(c) key_buff2 (original). (d) key_buff2 (modiﬁed).
(e) key_buff1 (original). (f) key_buff1 (modiﬁed).
Figure 6: Memory access distribution for the main structures of IS. Original behavior on the
top, modiﬁed on the bottom.
Inria
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IS was executed with input class D for the performance evaluation, resulting in a memory
usage of 33.5Gib, and class B for the analysis, with a memory usage of 0.25Gib.
The left of Figure 6 shows the original access distributions for the three main structures of
IS. We can see that each structure has a diﬀerent access pattern: key_array's (Figure 6(a))
access distribution shows that each thread works on a diﬀerent part of the structure, which
permits automated tools perform an eﬃcient data/thread mapping on it. On the other hand,
key_buff2 (Figure 6(c)) is completely shared by all threads. key_buff1's access distribution
(Figure 6(e)) is the most interesting one. We can see that almost all accesses occur in pages in
the middle of the structure (from page 500 to 1500), and those pages are shared by all threads.
This means that the number of access per page for each thread follows a Gaussian distribution
centered in the middle of the structure.
We can identify the source of this pattern in the IS source code. Indeed, all the accesses to
key_buff1 are linear, except in one OpenMP parallel loop where they depend on the value of
key_buff2.
As we noticed in Figure 6(e) that the values of key_buff2 follow a Gaussian distribution, we
can design a distribution of the threads that provides both a good load balancing and locality of
data. By default, OpenMP threads are scheduled dynamically to avoid unbalanced distribution
of work, but the developers also propose a cyclic distribution of the threads over the loop. For our
distribution, we split the loop into two equal parts and distribute each part among the threads
in a round-robin way. This modiﬁcation can be done by simply changing one line of code, the
#pragma omp before the parallel loop.
With this code modiﬁcation, we obtain the access distribution shown in the right of Figure 6.
We can see that now each thread accesses a diﬀerent part of key_buff1. Furthermore, if most
of the accesses still occur in the middle of the structure, the average number of access across the
structure is the same for all threads, which means that our distribution preserves the good load
balancing. Our modiﬁcation has also changed key_buff2's accesses distribution. We can see
that each thread uses mostly one part of the array and again the load balance is preserved.
The main point of our code modiﬁcation is to improve the aﬃnity between thread and memory,
therefore we need to pin each thread on a core to keep them close to the data they access.
TABARNAC also shows us that the ﬁrst touch is always done by the thread actually using the
data for IS, therefore we do not need to explicitly map the data to the NUMA nodes.
We compare the execution time of IS (class D) for the three scheduling methods, Dynamic,
Cyclic with a step of 1 and Cyclic-Split : cyclic with the proposed distribution. For the two ﬁrst
methods, we compare the execution time on the base operating system, the interleave policy and
with NUMA balancing enabled. As we map threads manually, interleave and NUMA Balancing
are not relevant with our modiﬁcations and are therefore not evaluated.
Figure 7 shows the speedup of IS compared to the default version (Dynamic) for each schedul-
ing method and for each optimization technique. The ﬁrst thing to notice is that with the default
Dynamic scheduling, both Interleave and NUMA Balancing slow the application down, by up to
10%. This shows that simple optimization policies can actually reduce performance for NUMA-
unaware code. The Cyclic scheduling, proposed in the original code, already provides up to 13%
of speedup. We can see that both interleave and NUMA Balancing are not suitable for this
scheduling, since they reduce the performance gains. The Cyclic-Split version provides more
than 20% of speedup with a very small code modiﬁcation. This example shows how analyzing an
application's memory behavior can lead to signiﬁcant execution time improvement on an already
optimized application where automatic techniques can actually slow the application down.
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Figure 7: Speedup for IS (class D) compared to the baseline.
5.3 Overhead Analysis
Our last experiment aims at evaluating the instrumentation cost. To do so, we executed all of
the NAS Parallel Benchmarks in class B with 64 threads on both machines and compared the
original execution time to the execution time with instrumentation enabled.
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Figure 8: TABARNAC 's instrumentation overhead.
As we can see in Figure 8, on the Intel machine, the instrumentation slows the execution
down by a factor from 10 to 30. On the AMD machine, the overhead is almost always higher,
and for pathological cases, is two to three times slower than on the Intel machine. Although
this overhead is not negligible, we have to consider the fact that often we can instrument smaller
versions of the applications, as we focus on the general behavior. Moreover our method is more
precise than sampling and thus one run is often enough. Finally, as our analysis is designed to be
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used during development phase and at runtime in an automated tool, this overhead is acceptable.
5.4 Summary
Our experiments have highlighted the fact that although automated tools such as NUMA Balanc-
ing can be eﬃcient, in some cases they result in performance losses. Moreover, although simple
static mapping policies can result in substantial improvements, the best policy depends on the
memory accesses behavior of the parallel application. Therefore, it is necessary to understand
its memory behavior to select the most appropriate mapping policy.
Our tools and methodology enables developers and users to achieve performance improve-
ments in two ways. First, by providing a deep understanding of the memory access behavior, it
enables the user to ﬁnd the best mapping policy. Second, this knowledge can be used to iden-
tify and ﬁx ineﬃcient memory behavior. Our experiments showed that both situations result in
signiﬁcant performance gains.
RR n° 8774
18 Beniamine, Diener, Huard, Navaux
6 Conclusions and Future Work
In this paper, we presented TABARNAC , a set of tools to analyze and optimize the memory be-
havior of parallel applications running on NUMA machines. We provide a custom memory tracer
based on the Pin dynamic binary instrumentation tool which records the number of memory reads
and writes performed by all threads for each data structure. The advantage of instrumentation is
that it is the most accurate and portable way to generate memory traces. Despite the overhead
caused by the instrumentation, our tool is eﬃcient enough to analyze even huge applications in
a reasonable time.
While other tools show how many remote access are triggered by which NUMA node, line
of code or data structure, we provide information on how data structures are accessed. This
information allows the user to understand why performance issues occur. TABARNAC presents
this information through several meaningful yet readable plots. Each plot is preceded by expla-
nations on how to read it, what kind of memory access issues it can help to identify and how to
solve them.
We analyzed two parallel applications with TABARNAC : Ondes3D, a real life application
that simulates seismic waves, and IS from the NAS Parallel Benchmarks which is known for being
memory intensive with a random memory access pattern. For both applications, TABARNAC
helped us understand their performance issues. Using this knowledge, we proposed simple code
modiﬁcations to optimize the memory behavior resulting, for each application, in signiﬁcant
speedups compared to the original version (up to 60% speedup) Improvements were also sub-
stantially higher than those provided by automated tools.
Future work will move in two directions. First, we will improve the structure detection
support to be able to analyze Fortran programs, as many scientiﬁc applications are written in
Fortran. Second, we will improve the detection of ineﬃcient memory access behavior, such as an
all-to-all sharing, to make the analysis partly automatic.
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